





Le langage VHDL


Hervé Le Provost, CEA, Irfu

herve.le-provost@cea.fr

Cycle de Simulation I



Cycle de Simulation 2



Cycle de simulation 3

Que fait ce code VHDL ?

```
library ieee;
use ieee.std_logic_1164.all;

entity plantation is
end plantation;

architecture rtl of plantation is
signal sa,sb: std_logic := '0';
begin
    pSa : process (sb)
    begin
        sa <= not sb;
    end process pSa;

    pSb : process (sa)
    begin
        sb <= sa;
    end process pSb;

end rtl;
```

sa <= sb;
état stable atteint mais
incorrect sur le fond

Une bascule D en VHDL

VHDL RTL (Register Transfer Level)

```

library ieee;
use ieee.std_logic_1164.all;

entity bascule is
    port(
        nCl, clk, d : in std_logic;
        q : out std_logic
    );
end bascule;

architecture rtlBehavior of bascule is
begin
    pBasc : process (clk, nCl)
    begin
        if (nCl = '0') then
            q <= '0';
        elsif (clk'event and clk = '1') then
            q <= d;
        end if;
    end process pBasc;
end rtlBehavior;

```

Déclaration des librairies et packages utilisés (Cf. document QUALIS)

Déclaration des ports externes

Déclaration de l'architecture associée à l'entité

Liste de sensibilité

Instruction concurrente “process”

Instruction concurrente ou séquentielle ?

Instructions séquentielles

Déclaration d'une seconde architecture associée à une même entité

Banc de test d'une bascule D en VHDL I

VHDL NON RTL

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.all;
USE ieee.numeric_std.ALL;

ENTITY basculeTb_vhd IS
END basculeTb_vhd;                                Entité vide

ARCHITECTURE behavior OF basculeTb_vhd IS

COMPONENT bascule
PORT(
    nCl, clk, d : IN std_logic;
    q : OUT std_logic
);
END COMPONENT;
--Inputs
SIGNAL nCl : std_logic;
SIGNAL clk : std_logic;
SIGNAL d : std_logic;
--Outputs
SIGNAL q : std_logic;

...
```

Déclaration du composant
(association avec le nom)

Entité vide

Déclaration des signaux interne à l'architecture
(communication entre les process)

Banc de test d'une bascule D en VHDL 2

VHDL NON RTL


```
BEGIN  
  
    -- Instantiate the Unit Under Test (UUT)  
    c_bascule: bascule  
    PORT MAP (nCl => nCl, clk => clk, d => d, q => q);  
  
    Instanciation composant  
  
    tb : PROCESS  
    BEGIN  
        nCl      <= '0', '1' after 200 ns;  
        wait; -- will wait forever  
    END PROCESS;  
  
    pGenD: process (clk)  
    begin  
        if (clk'event and clk='1') then  
            d <= not d after 5 ns;  
        end if;  
    end process pGenD;  
  
    pClk: process  
    constant periodClkNs : time          := 35 ns;  
    begin  
        clk  <= '0'; wait for periodClkNs/2;  
        clk <= '1';wait for periodClkNs/2;  
    end process pClk;  
  
    END;
```

Non synthétisable

Génération entrée

Génération horloge

Le flux de développement VHDL



Synthèse VHDL RTL

Que fait ce code VHDL ?

```
library ieee;
use ieee.std_logic_1164.all;


entity procSignal is
  port(
    nCl   : in  std_logic;
    clk   : in  std_logic;
    d     : in  std_logic;
    q     : out std_logic
  );
  flip-flop inferred: elsif (clk'event and clk = '1') then
end procSignal;

architecture rtl of procSignal is
begin
  pBasc : process (clk, nCl)
  begin
    if (nCl = '0') then
      q <= '0';
    elsif (clk = '1') then
      q <= d;
    end if;
  end process pBasc;
end rtl;
```

latch inferred even if missing d in the sensitivity list

Fréquence maximale

Destination clock path



Source clock path + Data path

$$\text{Arrival time} = \sum \text{max} = 11.983 \text{ ns}$$

$$\text{Required time} = \sum \text{min} = 5 \text{ ns} + 4.764 \text{ ns} + 0.343 \text{ ns} - 0.035 \text{ ns} - 0.834 \text{ ns} = 9.238 \text{ ns}$$

@200 MHz

$$0.343 \text{ ns} = (1.008 + 2.171 + 0.101) \text{ ns} - (0.874 + 1.972 + 0.091) \text{ ns}$$

Slack = Required – Arrival time
 $= 9.238 \text{ ns} - 11.983 \text{ ns} = -2.745 \text{ ns}$
 OK si > 0

Reference : UG901 (v2015.2) June 24, 2015 Vivado Synthesis User Guide, p157-158

IMPORTANT: *The same sequential process cannot have both a sensitivity list and a wait statement, and only one wait statement is allowed.*

D Flip-Flop:

```
Process
begin
    wait until rising_edge (clk);
    q <= d;
end process;
```


IMPORTANT: *You cannot describe a sequential element with asynchronous control logic using a process without a sensitivity list. Only a process with a sensitivity list allows such functionality. Vivado synthesis does not allow the description of a Latch based on a wait statement. For greater flexibility, describe synchronous logic using a process with a sensitivity list.*

Si “clk” ajouté à la liste de sensibilité, `process (clk)`:
[Synth 8-2578] process cannot have both a wait statement and a sensitivity list

Machine à états I

CONDITIONS

ACTIONS



FeuRouge = 1
FeuOrange = 0
FeuVert = 0

FeuRouge = 1
FeuOrange = 0
FeuVert = 0

FeuRouge = 0
FeuOrange = 0
FeuVert = 1

FeuRouge = 0
FeuOrange = 1
FeuVert = 0

Machine à états 2

```
controlefeu : process (clk, reset)
begin
  if (reset = '1') then
    feuState <= feuInit;
    counter <= (others=>'0');
    cmdVert <= '0';
    cmdOrange <= '0';
    cmdRouge <= '1';
  elsif (clk'event and clk='1') then
    case feuState is
      when feuInit =>
        cmdVert <= '0';
        cmdOrange <= '0';
        cmdRouge <= '1';
        if (start = '1') then
          counter <= dureeRouge;
          feuState <= feuRouge;
        end if;
      when feuRouge =>
        ...
    end case;
  end if;
end process;
```