Introduction aux Systèmes Numériques

Hervé Le Provost

DSM/Irfu - CEA Saclay
herve.le-provost@cea.fr

Version 1.1 – 20 Janvier 2012

FPGA - Cellule de Base

FPGA : Field Programmable Gate Array



herve.le-provost@cea.fr

FPGA - Lego



herve.le-provost@cea.fr

FPGA - Lego

o <= i1 and i2;



herve.le-provost@cea.fr

FPGA-Logique Asynchrone







Analyse au niveau système des conséquences d'un glitch :

- Ordre de conversion N/A erroné
- Ecriture mémoire erronée

herve.le-provost@cea.fr

FPGA-Logique Asynchrone





Prise en compte des délais de routage

- modification fonctionnelle
- Reproductivité des délais de routage

herve.le-provost@cea.fr

FPGA-Logique Synchrone



herve.le-provost@cea.fr

FPGA-Logique Synchrone





Période T, Fréquence F=1/T

temps de propagation

tCk: horloge vers sortie (maximum)

t1, t2, t3 : routage (maximum)

Temps de setup tS (minimum)

Fréquence maximale applicable

$F_{MAX} = 1/(t_{Ck}+\max(t1,t2)+t3+t_S)$

Comportement déterministe du système pour $F <= F_{MAX}$

herve.le-provost@cea.fr

FPGA-Buffers Globaux

Distribution de l'Horloge sur des lignes dédiées–
Equilibrage de l'arbre d'horloge



herve.le-provost@cea.fr

FPGA – Fréquence d'opérations

tCko=1.016 ns tSetup=0.742ns

t1=0.379 ns t3=2.491 ns

t2= 0.378 ns t4=0.643 ns

Pour l'exemple :
- les 3 FLIP-FLOP sont associés à la broche (registre IOB)
- broche 'O' physiquement opposée aux broches 'i1' et 'i2'



Fréquence Maximale ?

herve.le-provost@cea.fr

FPGA – Fréquence d'opérations

$$F_{MAX} = 1/(t_{Cko} + t_1 + t_4 + t_3 + t_{Setup}) = 189.7MHz$$

calcul de F_{MAX} exact ?

herve.le-provost@cea.fr

FPGA – Fréquence d'opérations

tSkew = -0.127 ns



$F_{MAX}=1/(tCko+t1+t4+t3+tSetup+tSkew)=185.2$ MHz

herve.le-provost@cea.fr

FPGA – Fréquence d'opérations



Violation des contraintes temporelles (F=200 MHz)

Comment augmenter la fréquence ?

Délais de routage vs délais des opérations logiques

herve.le-provost@cea.fr

FPGA – Fréquence d'opérations



Diminution des délais de routage

herve.le-provost@cea.fr

FPGA – Fréquence d'opérations



FMAX = 218 MHz

Réduction du délai de routage du fil le plus long

herve.le-provost@cea.fr

FPGA – Fréquence d'opérations



Fréquence Maximale du système = min (FMAX1,FMAX2, FMAX3, FMAX4, FMAX5). RIOB : FMAX4 et FMAX5 indépendants des délais de routage interne non reproductibles du FPGA

herve.le-provost@cea.fr

FPGA – Les blocs de conception IP



herve.le-provost@cea.fr

FPGA – Exemple Famille XILINX

Ressources /Blocs en dur	XCE6VHX565T (VIRTEX-6)	XC5VFX200T (VIRTEX-5)	XC3SD3400A (SPARTAN-3A)
LUT	354240 LUT-6	122880 LUT-6	47744 LUT-4
FLIP-FLOP	708480	122880	47744
PROCESSEUR	0	2 PPC440@400MHz	0
RAM/FIFO	156 x 36Kbits	456 x 36Kbits	126 x 18Kbits
TRANSCEIVER	24 9,95 Gb/s -11,18 Gb/s	24 150 Mb/s -6,5 Gb/s	0
CONTROLEUR ETHERNET (MAC)	4	8	0
TAILLE MÉMOIRE DE CONFIGURATION	153,2 Mbits	70,9 Mbits	11,7 Mbits

herve.le-provost@cea.fr

FPGA- versus CPLD



Valeurs Typiques : FMAX=250 MHz, Nombre de MC=256

herve.le-provost@cea.fr

FPGA- un design, les entrées



Evénements Photon

Temps	Energie	Numéro Pixel
10-bit	12-bit	10-bit (0 à 799)



Saturation Caméra 100 000 coups/s

herve.le-provost@cea.fr

FPGA – Un design, les composants



herve.le-provost@cea.fr

FPGA- Un design



herve.le-provost@cea.fr

FPGA- Un design

	Caméra (Max)	Caméra (Saturation)	Bus PCI	Bus Mémoire
Largeur bus (bit)	1	32	32	32
Fréquence (MHz)	4	0,1	33	100
Nombre de bus	8	1	1	1
Bande Passante (M octet/s)	4	0,4	132	400

Bande passante maximale,
efficacité des protocoles non prise en compte

herve.le-provost@cea.fr

FPGA- Un design



herve.le-provost@cea.fr

FPGA-un design

interruption toutes les 10 ms
Programme d'interruption :
lecture du registre FPGA contenant
le nombre de photons écrits



1 cycle PCI ⟶ 1 cycle Mémoire

herve.le-provost@cea.fr