## VMM ASIC

George Iakovidis
Physics Department
Brookhaven National Laboratory

## The ATLAS New Small Wheel(s) Upgrade (2019-21)

- The ATLAS upgrade is motivated primarily by the pile-up rate expected at high luminosity which will lead to an increased trigger rate. There is a need of replacing the innermost muon station with an efficient trigger and precision system to eliminate fake triggers without loss on physics acceptance.


Front-end Electronics Requirements (need of custom ASIC)

- Another challenge for this Project - More than 2.4 million channels total (2.1M for Micromegas and 300k for sTGC)
- Operate with both charge polarities
- Sensing element capacitance 10-200pF (sTGC Pad up to $2 n F$ )
- Charge measurements up to 2pC @ < 1fC RMS(6pC for sTGC pads)
- Time measurements ~100ns @<1ns RMS
- Multiple Trigger primitives, complex logic
- Low power, programmable
- Space requirements on the detector

VMM ASIC - G. lakovidis

## The ATLAS New Small Wheel \& this Talk

*The VMM was developed in the context of the ATLAS

## New Small Wheel Upgrade

- Largest MPGD development and densest Muon spectrometer upgrade to date
- ATLAS Muon spectrometer 1.2M
- NSW alone is 2.4 M channels
*In that talk:
- VMM evolution and the production version

- Functionality, architecture and readout
- Performance highlights
- Bench measurements
- Resistive Micromegas test beams
- Integration highlights on high channel density Micromegas detectors

- Production, reticle layout of the wafer

| VMM1 <br> 2011-12 <br> $50 \mathrm{~mm}^{2}$ <br> 500k FETS <br> ( $8 \mathrm{k} / \mathrm{ch}$.) | $\square$ Mixed-signal <br> $\square$ Continuous readout <br> $\square$ Current-output peak detector <br> $\square$ Increased range of gains <br> ■ Three ADCs per channel <br> $\square$ FIFOs, serialised data with DDR | ■ LVLO pipeline and buffering for ATLAS <br> $\boxed{\square}$ SEU-tolerant logic <br> $\square$ Revised front-end for high charge <br> and capacitance (2nF, 50pC, fast recovery) <br> ■ SLVS signals |
| :---: | :---: | :---: |
| $\square$ Mixed-signal <br> ■ 2-phase readout with <br> external ADC <br> $\square$ peak and timing <br> information <br> $\square$ neighbouring readout <br> ■ sub-hysteresis <br> discrimination <br> - few timing outputs |  | $\square$ Reset controls |
|  | M12 | $\square$ Timing at threshold <br> $\square$ Timing ramp optimisation |
|  | 2013 $115 \mathrm{~mm}^{2}$ 5M FETS | $\square$ Ion tail suppressor (fast recovery) <br> ■ Int. Pulser range extension |
|  | (801/ch.) | ■ ART synchronisation to BC clock $\square$ additional functions and fixes |
|  | ■ Serialised ART with DDR <br> - Additional timing modes <br> ■ 64 timing outputs <br> ■ Additional functions and fixes | - VMM3a fixed open bugs from VMM3 and introduce some stability fixes on the ADCs and Front-end |
| ~The VMM was desig <br> ~It is fabricated in the process (former IB | in collaboration with IFIN-HH obal Foundries 8RF-DM | VMM3/3a <br> 2015-2017 <br> $130 \mathrm{~mm}^{2}$ <br> 10M FETs <br> (160k/ch.) |

VMM3a - Production Version!

VMM ASIC - G. lakovidis

## An actual photo of the ASIC

- The ASIC features 64 channels that extend along the size of the die. At the end the L0 section (explained in later slides) is separated to isolate the noise from the digital activity


VMM ASIC - G. lakovidis


- Input transistor: PMOS 180 nm x 20 nm, 3 stage amplifier,
- 2 stages used for adjustable gain: $0.5,1,3,4.5,6,9,12$, $16 \mathrm{mV} / \mathrm{fC}$
- 1 for adjustable charge polarity: positive or negative
- Input capacitance: can operate from sub-pF to several nF
- Maximum charge: 2 pC in linear range, fast recovery from 50 pC
- Semi gaussian shaper $3^{\text {rd }}$ order
- Configurable ion tail suppression: none, mild or strong
- Adjustable peaking time: 25, 50, 100, 200 ns
- Leakage-adaptive, DDF shaper, BGR-stabilised baseline



## VMM3a Discrimination, Charge and Time



- Global 10-bit DAC for adjusting the threshold - Discrimination with sub-hysterisis (effective 2 mV )
- Adjustable 5-bit discrimination threshold per channel to adjust at $\sim \mathrm{mV}$ level
- Neighbour logic to trigger sub-threshold channels with inter-chip communication
- Configurable direct output per channel and serial fast output of address as an OR of all channels
- Peak detection: measurement of peak amplitude and storage in analog memory
- Time detection: measurement of peak/threshold timing through a configurable time to amplitude converter (TAC: 60, 100, 350, 650 ns ) and storage in analog memory
- Clock working mode on synchronous machines but also as strobe for asynchronous operations
 time and offset, completes within 25 ns from peak
- 10-bit ADC, 200 ns adjustable conversion time/offset, for peak amplitude conversion
- 20 -bit timing information with 8 -bit ADC, 100 ns conversion time + 12-bit Gray-code counter, BC clock
- 2 step mode conversion for 10-bit \& 8-bit ADCs - First stage the comparison identifies one of the macro-cells and at the second stage the micro-cell is identified, possibility to jump through macro-cells


## ADC Cells



## ADC Performance - 10bit example

- In order to evaluate the ADC performance, a full scan with fine step was performed
- The ADC cannot be driven with a sinusoidal waveform for accurate estimation of its "noise" from the FFT
- In that sense the DNL and INL is calculated and used to estimate the ENOB of the 10-bit ADC
- The non-linearity introduced by the ADC is of the order of $\mathbf{2 x 1 0 - 5}$
- Equivalent number of bits ~8 (noise free) for the 10-bit ADC





$$
\sigma_{c}=\sqrt{\frac{1}{12}+\frac{1}{m-2} \sum_{i=1}^{m-2} I N L_{i}^{2}}
$$

Then, ENOB can be calculated as

$$
E N O B=\log _{2} \frac{m}{\sigma_{c} \sqrt{12}}
$$

## VMM3a Readout \& Overall Architecture



- Mixed mode with peak \& time analog output + address (external ADCs)
- Digital continuous with internal ADCs and 38 -bit data at 2 outputs with 200 MHz DDR, trigger-less or with external trigger and auto reset
- Level-0 processor external trigger mode with 64-deep latency FIFO programmable acceptance windows with 8b/10b encoding

VMM ASIC - G. lakovidis

## VMM3a connectivity at NSW application



- VMM is readout by 4 custom ASICs at NSW
- It is configured through SPI protocol (CERN SCA ASIC)

\# of VMMs:
MM: 8
sTGC:
pad/wire: 3


| Global bits (defaults are 0) | Description | Global bits (defaults are 0) | Description |
| :---: | :---: | :---: | :---: |
| sp | input charge polarity ([0] negative, [1] positive) | s32 | skips channels 16-47 and makes 15 and 48 neighbors |
| sdp | disable-at-peak | stlc | enables mild tail cancellation (when enabled, overrides sbip) |
| sbmx | routes analog monitor to PDO output | srec | enables fast recovery from high charge |
| sbft [ 01 1], sbfp [ $\left.\begin{array}{l}0 \\ 1\end{array}\right]$, sbfm [ $\left.\begin{array}{ll}0 & 1\end{array}\right]$ | analog output buffers, [1] enable (TDO, PDO, MO) | sbip | enables bipolar shape |
| slg | leakage current disable ( $[0]$ enabled) | srat | enables timing ramp at threshold |
| sm5-sm0, scmx | monitor multiplexing. | sfrst | enables fast reset at 6-b completion |
|  | - Common monitor: scmx, sm5-sm0 [0 000001 to 000100], | slvsbc | enable slvs $100 \Omega$ termination on ckbc |
|  | pulser DAC (after pulser switch), threshold DAC, band- | slvstp | enable slvs $100 \Omega$ termination on cktp |
|  | gap reference, temperature sensor) | slvstk | enable slvs $100 \Omega$ termination on cktk |
|  | - channel monitor: scmx, sm5-sm0 [1 000000 to 111111], | slvsdt | enable slvs $100 \Omega$ termination on ckdt |
|  | channels 0 to 63 | slvsart | enable slvs $100 \Omega$ termination on ckart |
|  | ART enable (sfa [1]) and mode (sfam [0] timing at thresh- | slvstki | enable slvs $100 \Omega$ termination on cktki |
| sfa [ 01 ], sfam [ 01 1] | old, [1] timing at peak) | slvsena | enable slvs $100 \Omega$ termination on ckena |
| st1,st0 [00 0110 11] | peaktime ( $200,100,50,25 \mathrm{~ns}$ ) | slvs6b | enable slvs $100 \Omega$ termination on ck6b |
| sfm [01] | enables full-mirror (AC) and high-leakage operation (enables SLH) | sL0enaV | disable mixed signal functions when L0 enabled |
| sg2,sg1,sg0 [000:111] | gain (0.5, 1, 3, 4.5, 6, 9, 12, $16 \mathrm{mV} / \mathrm{fC}$ ) | reset reset | Hard reset when both high |
| sng | neighbor (channel and chip) triggering enable | sL0ena | enable L0 core / reset core \& gate clk if 0 |
| stot [01] | timing outputs control 1 (s6b must be disabled) | 10offset_i0:11 | L0 BC offset |
|  | - stpp,stot[00,01,10,11]: TtP,ToT,PtP,PtT | offset_i0:11 | Channel tagging BC offset |
|  | TtP: threshold-to-peak | rollover i0:11 | Channel tagging BC rollover |
|  | - ToT: time-over-threshold | window_i0:2 | Size of trigger window |
|  | - PtP: pulse-at-peak (10ns) (not available with s10b) | truncate_i0:5 | Max hits per L0 |
|  | - PtT: peak-to-threshold (not available with s10b) | nskip_0:6 | Number of L0 triggers to skip on overflow |
| sttt [ 01 1] | enables direct-output logic (both timing and s6b) | sL0cktest | enable clocks when L0 core disabled (test) |
| ssh [0 1] | enables sub-hysteresis discrimination | sL0ckinv | invert BCCLK |
| stc1,stc0 [00 011011$]$ | TAC slope adjustment ( $60,100,350,650 \mathrm{~ns}$ ) | sL0dckinv | invert DCK |
| sdt9-sdt0 [0:0 through 1:1] | coarse threshold DAC | nskipm_i | magic number on BCID - 0xFE8 |
| sdp9-sdp0 [0:0 through 1:1] | test pulse DAC | slh, slxh | increases bias current at input node from nominal 1 nA to 15 nA or 300 nA respectively |
| sc010b,sc110b | 10 -bit ADC conv. time (increase subtracts 60 ns ) |  | 15 nA or 300 nA respectively extreme charge handling compensation |
| sc08b,sc18b | 8 -bit ADC conv. time (increase subtracts 60 ns ) | stgc | extreme charge handing compensation |
| sc06b, sc16b, sc26b | 6 -bit ADC conversion time |  |  |
| s8b | 8 -bit ADC conversion mode |  |  |
| s6b | enables 6-bit ADC (requires sttt enabled) |  |  |
| s10b | enables high resolution ADCs ( $10 / 8$-bit ADC enable) |  |  |
| sdcks | dual clock edge serialized data enable |  |  |
| sdcka | dual clock edge serialized ART enable |  |  |
| sdck6b | dual clock edge serialized 6-bit enable |  |  |
| sdrv | tristates analog outputs with token, used in analog mode |  |  |
| stpp [0 1] | timing outputs control 2 |  |  |
| slvs | enables direct output IOs |  |  |
| stcr | enables auto-reset (at the end of the ramp, if no stop occurs) |  |  |
| ssart | enables ART flag synchronization (trail to next trail) |  |  |
|  | VMM ASIC - G. Iakovidis |  | 04/06/2019 |

$\left.\begin{array}{|l|c|c|c|l|l|}\hline \begin{array}{l}\text { Name, } \\ \text { Position }\end{array} & \begin{array}{c}\text { Con- } \\ \text { nection }\end{array} & \begin{array}{c}\text { In, } \\ \text { Out } \\ \text { or } \\ \text { I/O }\end{array} & \begin{array}{c}\text { Type of } \\ \text { Signal or } \\ \text { Max/Min }\end{array} & \text { Description } \\ \hline \hline \begin{array}{l}\text { sett } \\ \text { A19-20 }\end{array} & \text { VMM } & \text { I/O } & \begin{array}{c}\text { Custom LVDS } \\ \text { Bi-directional }\end{array} & \text { Channel 0 force-neighbor signal } \\ \hline \begin{array}{l}\text { setb } \\ \text { Y19-20 }\end{array} & \text { VMM } & \text { I/O } & \begin{array}{c}\text { Custom LVDS } \\ \text { Bi-directional }\end{array} & \text { Channel 63 force-neighbor signal }\end{array}\right\}$

## Modes of operation - Analog

- In two-phase (analog) mode which is the mode originally implemented in the VMM1, the ASIC operates in two separate phases: acquisition and readout - During the acquisition phase the events are processed and stored in the analog memories of the peak and time detectors. As soon as a first event is processed, a flag is raised at the digital output.

- Once the process is complete the ASIC can be switched readout phase.
The first set of amplitude and time voltages is made available at the analog outputs. The address of the channel is serialised and made available at the digital output using six data clocks.


## Modes of operation - Analog

- In this mode all analog buffers are multiplexed in the analog outputs
- Lengthy operation since each analog signal needs to be sampled while the address is read out serially

- In this mode the peak and time detectors convert the voltages into currents that are routed to the 6/10-bit ADC and 8-bit ADC respectively. The 10-bit ADC provides a high resolution A/D conversion of the peak amplitude in a conversion time of about 200 ns . The 8 -bit ADC provides the A/D conversion of the timing (measured using the TAC) from the time of the peak or the threshold to a stop signal. The counter value at the TAC stop time is latched into a local 12-bit memory. In the continuous mode the 64 channel digital outputs are available as well providing time-over-threshold (ToT), threshold-to-peak (TtP), peak-to-threshold (PtT), or a 10 ns pulse occurring at peak (PtP) or the 6-bit ADC. The channel self resets at the end of the timing pulse, thus providing continuous and independent operation of all 64-channels.

$\left\{\begin{array}{c|c|}\hline \text { flg } & \text { 1-bit } \\ \hline \text { thr } & \text { 1-bit } \\ \hline \text { addr } & \text { 6-bit } \\ \hline \text { ampl } & \text { 10-bit } \\ \hline \text { time } & \text { 8-bit } \\ \hline \text { BC } & \text { 12-bit } \\ \hline\end{array}\right.$


## Modes of operation - Continuous

- This mode provides continuous trigger-less readout
- All the outputs and inputs are active
- 6bit ADC conversion within 25ns (configurable)
- 10bit ADC conversion at 200ns (configurable) $\longleftarrow$ Leading deadtime per channel
- 8bit ADC conversion at 100 ns (configurable)



## Modes of operation - Direct output

- This mode provides continuous trigger-less readout
- All the outputs and inputs are active
- 6bit ADC conversion within 25ns (configurable)

Enabling sfrst, channel resets after 6bit conversion - 40ns deadtime

- 10bit ADC conversion at 200ns (configurable)

- 8bit ADC conversion at 100ns (configurable)


Modes of operation - Continuous + ext trigger

- VMM design targets synchronous machines hence can be difficult to use in an environment like a test beam where asynchronous operation is needed but precise timing is needed to be measured (drift time)
- Most chips designed for synchronous machine suffer from time jitter in such environment
- On VMM a mode was foreseen to do such measurement where the ckbc can be used as a strobe and not like a real clock
- It can be send as a trigger signal with a fixed latency achieving precise time measurements

- Trigger signal from external source
- Can be combined with register stcr where channel resets if stop signal not occurs within the TAC ramp
- Implies that trigger is propagated within the TAC ramp up time (60ns-650ns)
- The longer the TAC though the Iower the resolution on 8-bit information from the ADC
- Highly correlated trigger readout and noise subtraction
- The signal processing is done in the same way but the readout is different.
- This is an externally triggered operation for synchronous machines



## Modes of operation - L0

- Each channel has a Level-0 Selector circuit which is connected to the output of the channel's latency FIFO.
- The selector finds events within the BCID window (maximum size of 8 BC clocks) of a Level-0 Accept and copies them to the LO Ch FIFO. The data are available in the output which is running on IDLE K28.5 in two data lines and can be readout DDR at a speed of 640Mbps ( 160 MHz clock tested, effective bandwidth 560 Mbps due to $8 \mathrm{~b} / 10 \mathrm{~b}$ encoding).

- VMM will build the event with common BCID +relative for each hit

Header is sent out once no data
 found



Latency FIFO takes data from the mixed-signal front-end

- FIFO designed to accommodate 4 MHz data in a $10 \mu \mathrm{~s}$ latency window
- 20-bit data: threshold, amplitude (ADC), timing (ADC)


At LO trigger builds BC trigger window and selects data for the LO CH FIFO

- flushes old data
- fills non-valid data as needed (for simultaneous overflow)
- builds BCID FIFO


At LO trigger builds BC trigger window and selects data for the LO CH FIFO

- flushes old data
- fills non-valid data as needed (for simultaneous overflow)
- builds BCID FIFO



## Builds event

- BCID followed by valid data with address
- header
- event built in $<1 \mu \mathrm{~s}$

Sends data through two data links (DDR, 640MB/s)`


## Builds event

- BCID followed by valid data with address
- header
- event built in $<1 \mu \mathrm{~s}$

Sends data through two data links (DDR, 640MB/s) ${ }^{`}$


Builds event

- BCID followed by valid data with address
- header
- event built in $<1 \mu \mathrm{~s}$

Sends data through two data links (DDR, 640MB/s)`


## Builds event

- BCID followed by valid data with address
- header
- event built in $<1 \mu \mathrm{~s}$

Sends data through two data links (DDR, 640MB/s) ${ }^{`}$


## Single Event Upset \& Total Ionisation Dose

- In the VMM3a there are three types of storage elements that require SEU protection, the configuration registers, the state machine control logic and the LO logic
- To mitigate for SEU two techniques are used:
- Dual Interlocked Cells (DICE) for the protection of the configuration registers
- Triple Modular Redundancy (TMR) for the state machines and the L0 Logic blocks
- LO Data
- Single-bit faults on data are flagged by a parity bit
- The parity is registered in the FIFOs and transmitted outside
- In both neutron irradiation and ${ }^{60} \mathrm{Co}$ irradiation all SEU were corrected by the protection


LO block protection

| Block | Method |
| :--- | :--- |
| BC counter | TMR |
| Latency FIFO CTRL | Parity on FIFO pointer, FIFO resets if parity error |
| LO FIFOs Control | TMR |
| Event Builder | TMR |
| LOA register/Nskip <br> circuit | TMR |



4 VMM3a were irradiated at the ${ }^{60} \mathrm{Co}$ source at BNL up to 1MRad

## Input protection schema

- Since the VMM2, we have experience major channel (initial NUP4114 issue). Moving to 130nm technology made the requirements on input protection higher. Current protection scheme based on the SP3004 seems inadequate to protect the VMM front ends
- A dedicated ESD testing procedure was lunched allowing a systematic test of the VMM input.
- A VMM board (MMFE1) with Panasonic connector and a VMM socket was developed to perform systematic tests. On top a Panasonic based connector daughter-board was built to test different protection schemes and different footprints.
- 220 pF capacitor emulates typical MM strip capacitance, a channel like this survived repeated discharges while without protection is dead after a single discharge. Then survived zapping overnight ( $>30,000$ discharges)


The IBM CMOS8RF Design Manual specifies the operating temperature range to be from $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. However device life time degrades rapidly at high temperatures. The case temperature should be kept below $50^{\circ} \mathrm{C}$ and preferably in the range $30-40$ and should be verified and compared to the junction temperature provided by the VMM ASIC. The VMM includes a temperature sensor which can be read out by appropriately programming the monitor output and digitized by the SCA setting (in configuration mode) scmx $=0, \mathrm{sm} 5-\mathrm{sm} 0=000100$ (see Table 6). The die temperature is approximately given by:

$$
{ }^{\circ} \mathrm{C}=\frac{725-V_{\text {sensor }}}{1.85}
$$

where $V_{\text {sensor }}$ is the temperature sensor reading in mV . The case temperature of a single-chip



Figure 8: Left plot, the VMM case temperature. Right plot, the junction temperature as a function of time after turn-ON


- Setup of of $2 x$ MMFE1s on $2 x$ Resistive Micromegas chambers (Ar+7\%CO2 $400 \mu \mathrm{~m}$ pitch, 5 mm drift)
- Custom made firmware and software was developed allowing to trigger with scintillator system
- Mode to control the CKBC externally
- High data rate $\sim 20 \mathrm{KHz} /$ channel (VMM can reach 4 MHz ), arrived at the limit of Gbps UDP connection
- Noise levels of 300 e- ENC at gain $9 \mathrm{mV} / \mathrm{fC}$, 200ns



VMM Embedded Readout Software (VERSO)

- For the test-beams, a DAQ + control software was developed allowing operations like configuration and calibration. Highly configurable, multi-threaded and reliable (VMM electronics)
- The applications is developed in Qt and C++ based on a UDP handshake protocol


VMM Configuration
$\longleftarrow$ Calibration Tab Debug monitor

- Full scan performed on the channel trimmers across full threshold range
- Found that the full range of 31 counts shows normal behaviour
- Minimum range of 30 mV across all channels, good uniformity.
- Equalisation can be performed easily





## Calibration - channel time walk and resolution

- Calibration of the following:
- Timing resolution along amplitude: This is taking into account on the fitting of the event as an error. Other errors like the longitudinal diffusion is negligible with respect this.
- Time walk: There is a dependance of the time finding (peak or threshold) from the signal amplitude. This is a correction applied on the timing reconstruction. Fitting the full distribution will improve more the results. To be done.




## Calibration - TAC

- Calibration of the TAC for different ramps was automatically performed. Skewing clocks method (NSW mode, VMM3/3a) and latency method (Not NSW VMM3) were used to extract the ramping rate and pedestal.
- Uniformity is good, the extracted constants were used in analysis to convert from ADC counts to ns





## Calibration - Charge

- VMM features as well an internal pulser which can cover the full range on all the gain settings
- Varying the input and measuring the PDO, a charge/gain calibration can be done for each channel

| Channel bits (defaults are 0) | Description |
| :---: | :---: |
| sc [ 011$]$ | large sensor capacitance mode ( $[0]<\sim 200 \mathrm{pF}$, [1] >~200 pF ) |
| sl [01] | leakage current disable [ $0=$ enabled] |
| st [01] | 300 fF test capacitor [1=enabled] |
| sth [01] | multiplies test capacitor by 10 |
| sm [01] | mask enable [1=enabled] |
| sd0-sd4 [0:0 through 1:1] | trim threshold DAC, 1 mV step ([0:0] trim 0 V , [1:1] trim -29 mV ) |
| smx [ 01 1] | channel monitor mode ( [0] analog output, [1] trimmed threshold)) |
| sz010b, sz110b, sz210b, sz310b, sz410b | 10-bit ADC zero |
| sz08b, sz18b, sz28b, sz38b | 8 -bit ADC zero |
| sz06b, sz16b, sz26b | 6 -bit ADC zero |



Pulser DAC xADC Calibration [board,chip]=[2,0]


## $\mu$ TPC - The concept

- In the NSW the track range is $5^{\circ}-28^{\circ}$ for the tracks originated from the IP
- It is mandatory to be able to reconstruct the position of a particle that transversed the detector under an angle with high resolution
- The charge centroid method is proven not to be able to provide good resolution for tracks over $5^{\circ}$.
- Instead a new method was implemented in the Micromegas called the $\mu$ TPC
- This method implies on measuring with high accuracy ( $<3 \mathrm{~ns}$ ) the arrival time of the primary ionisation above a strip.


$\mu$ TPC - Clustering under an angle
- Clustering strips for inclined tracks is a challenging task due to:
- Ionisation statistics, there are fluctuations on primary cluster generation that can give "holes" in between a cluster of strips depending on the incident track angle
- Generation of delta electrons
- Multiple track events
- Noise in the system
- For this reason, a pattern recognition technique including the Hough Transform is used as a filter efficiently removing noise, delta electrons, separating double track events

Hough line


Hough Space


Linear fit after filter


- To form clusters of strips per particle hit charge centroid was used for perpendicular tracks and $\mu$ TPC for tracks under an angle with a pattern recognition filter
- After forming the clusters the position resolution is measured by subtracting the space point reconstructed in different layers (identical layers)
- The spatial performance of the detectors is satisfactory for the NSW application

- Micromegas Production modules are arriving at CERN BB5 integration facility
- They are assembled on either side of a stiffening panel
- On either side of the wedge, 32x MMFE8 frontend boards are installed (128x total/sect)
- Alignment platforms are glued on the surface
- All the FE boards are readout through custom made 4.8Gbit serialiser boards with fibres
- Highly complex services routing (electronics readout, fibres, LV, HV, cooling, gas)
400 -pin

- Noise measurements with the production electronics and chambers show good performance and matches the theoretical expectations




## Integration with sTGC Production modules

- sTGC Production modules are arriving at CERN 180 integration facility
- They are assembled on either side of micromegas
- On either side of the wedge, $\mathbf{2 4}$ sFEB + 24 pFEB frontend boards are installed
- All the FE boards are readout through custom made 4.8Gbit serialiser boards with fibres

- The VMM is produced in a 8" wafer with 2 copies of the chip in a reticle, total 113 chips per wafer. In the same floor-plan other ATLAS ASICs are included
- ATLAS has submitted a production order of 70,000 Chips - delivery starts on mid-May 2019
- Many iterations with experts from Global Foundries to improve the yield (currently ~72\% due to damage on the Baseline stabiliser circuit). Already got indications on issues in their processes
- No export restrictions, courtesy of BNL which grands access for manufacturing under a license




## Example of applications

VMM has been as well of interest and in some cases accepted already in the following other than NSW applications:

- Focal Plane Detector for NUMEN
- interest from n_TOF at CERN
- Mu2e at Fermilab
- DUNE Near Detector at Fermilab
- CERN RD51 SRS system (replace APV hybrids) which is a hub for many other applications


## GPVMM

## SRS-Mini2



mu2e

| Group | Application | VMM hybrids | Contact |
| :--- | :--- | :---: | :--- |
| ESS Lund / BrightnESS | NMX instrument @ ESS | 164 | Dorothea PFEIFFER |
| University of Science and <br> Technology of China | RICH R\&D for future colliders in China <br> (CEPC and STCF) | 156 | LUI Jianbei |
| Bonn University | BASTARD neutron detector | 71 | Jochen KAMINSKI <br> Markus KÖHLI |
| Mainz University | MAGIX experiment @ MESA* | 211 | Stefano CAIAZZA |
| Budker Institute of Nuclear <br> Physics, Novosibirsk | $\mu$ Well MPGD R\&D | 22 | Lev I. SHEKHTMAN |
| INFN Tieste | Generic R\&D | 10 | Silvia DALLA TORRE |
| Tsukuba University | ALICE FoCal, Si Pads | 50 | CHUJO Tatsuya |
| GDD group CERN | Generic R\&D | 16 | Eraldo OLIVERI |
| Peking University | CMS GEM upgrade | 52 | Dayong WANG |
| LMU Munich | Ion Tomography with Micromegas | 16 | Felix KLITZNER |
| LMU Munich | Medical physics with MPGDs, Si | 48 | Jona BORTFELDT |
| ETH Zurich | GBAR experiment @ CERN | $\approx 40$ | Gianluca JANKA |
| CERN | BGV(Beam Gas Vertex) beam monitor* | 200 | Robert KIEFFER |
| University of Virginia, <br> Charlottesville | EIC tracker @ RHIC* | Not known yet | Kondo GNANVO |

## Closing remarks

- VMM developments for the last 7 years concluded with a successful production version for ATLAS, VMM3a (fourth iterations from the beginning)
- VMM3a was tested thoroughly on bench, prototype and production detectors achieving the needed performance
- Already a success being proposed for multiple systems and experiments
- New Small Wheels are the first and the biggest MPGD upgrade in high energy physics and VMM was validated after multiple reviews to fulfil the requirements
- ATLAS entered the production of 70,000 chips.
- CERN RD51 joined the production with 2,800 chips


## Thank you for your attention

- On VMM3a, under the suspicion of antenna damage, the bridge of the top layer was replaced by a MOSCAP - Just to note that both designs are satisfying the DRC for antenna damage



